24LC512-I/SN
₹95.00
The 24AA512/24LC512/24FC512 (24XX512*) from Microchip Technology Inc. is a 64K x 8 (512 Kbit) Serial Electrically Erasable PROM that can operate over a wide voltage range (1.7V to 5.5V). It was created for cutting-edge, low-power applications including data collection and personal communications. Additionally, this device has a page write capacity of up to 128 bytes of information. Both random and sequential readings up to the 512K barrier are supported by this device. Up to eight devices can share a bus with functional address lines, providing a maximum address space of 4 Mbit. The common 8-pin plastic DIP, SOIJ, SOIC, TSSOP, DFN, and 14-lead TSSOP packaging are also available for this component. The 8-lead Chip Scale package is another option for the 24AA512.
Features:
? A single supply that operates 24AA512 and 24FC512 devices at 1.7V and 24LC512 devices at 2.5V.
? CMOS Low-Power Technology:
– A average active current of 400 uA
– Typical standby current is 100 nA
? Compatible with 2-Wire Serial Interface and I2CTM
? Up to eight devices can be cascaded
? Noise-cancelling Schmitt Trigger Inputs
? Ground Bounce is eliminated through output slope control.
? Compatibility of 100 kHz and 400 kHz clocks
? Maximum Page Write Time 5 ms.
? Timed Erase/Write Cycle on Your Own
? Page Write Buffer of 128 bytes
Equipment Write-Protect
? >4000V ESD Protection
? Over 1,000,000 Erase/Write Cycles
? 200 years of data retention
? The following packages are available: 8-lead PDIP, SOIJ, SOIC, BTSSOP, DFN, Chip Scale, and 14-lead TSSOP.
? RoHS and Pb-Free Compliant
? Ranges of temperatures
Industrial (I): -40?F to 85?F
Vehicle (E): -40 to 125C
Reviews (0)
Shipping & Delivery
MAECENAS IACULIS
Vestibulum curae torquent diam diam commodo parturient penatibus nunc dui adipiscing convallis bulum parturient suspendisse parturient a.Parturient in parturient scelerisque nibh lectus quam a natoque adipiscing a vestibulum hendrerit et pharetra fames nunc natoque dui.
ADIPISCING CONVALLIS BULUM
- Vestibulum penatibus nunc dui adipiscing convallis bulum parturient suspendisse.
- Abitur parturient praesent lectus quam a natoque adipiscing a vestibulum hendre.
- Diam parturient dictumst parturient scelerisque nibh lectus.
Scelerisque adipiscing bibendum sem vestibulum et in a a a purus lectus faucibus lobortis tincidunt purus lectus nisl class eros.Condimentum a et ullamcorper dictumst mus et tristique elementum nam inceptos hac parturient scelerisque vestibulum amet elit ut volutpat.
Related products
24LC256-I/SN
Features of? 24LC256-I/SN
? A single supply for use For? 24LC256-I/SN , it drops to 1.7V, whereas 24LC256 devices rise to 2.5V.
? CMOS Low-Power Technology:
Maximum write current is 3 mA. Maximum standby current is 1 A. (I-temp.)
? I2C Compatible, Two-Wire Serial Interface
? Up to eight devices can be cascaded
? Noise-cancelling Schmitt Trigger Inputs
? Ground Bounce is eliminated through output slope control.
? Compatibility with 100 kHz, 400 kHz, and 1 MHz
? Maximum Page Write Time: 5 ms
? Timed Erase/Write Cycle on Your Own
The 64-Byte Page Write Buffer
Equipment Write-Protect
? >4000V ESD Protection
? Over a Million Eraser/Writer Cycles
? >200 years for data retention
Factory programming is accessible for 24LC256-I/SN
24LC256-I/SN is RoHS conformant
89E516RD2
The SST89E5xxRD2 and SST89V5xxRD2 are FlashFlex51 family 8-bit microcontroller devices designed and manufactured using SST's unique and proprietary Super Flash CMOS semiconductor manufacturing technology. SST's clients gain significantly from the split-gate device structure and thick-oxide tunnelling injector in terms of cost and reliability. The devices are pin-for-pin compatible with ordinary 8051 microcontroller devices and use the 8051 instruction set. The devices include 16/24/40/72 K Byte of on-chip flash EEPROM programme memory that is divided into two separate programme memory blocks. The primary Block 0 has 8/16/32/64K Bytes of internal programme memory space, whereas the secondary Block 1 has 8K Bytes of internal programme memory space.
The 8-KByte secondary block can be identified to the minimum address point in the 8/16/32/64 K Byte address space, as well as concealed from the programme counter and utilised as an independent EEPROM-like data store. In addition to the on-chip EEPROM programme memory of 16/24/40/72 K Bytes, the devices may address up to 64 K Bytes of external programme memory. In addition to 1024 x 8 bits of on-chip RAM, external RAM of up to 64 K Bytes may be addressed.
AT24C512C-SSHD
The AT24C512C functions as a slave device and communicates with a host controller, also known as the bus master, using a straightforward two-wire digital serial interface that is I2C-compatible. On a serial bus, the master initiates and manages all read and write operations to slave devices, and both the master and slave devices are capable of sending and receiving data. Just two signal lines?Serial Clock (SCL) and Serial Data?make up the serial interface (SDA). The bilateral SDA pin is used to receive command and detailed empirical from the master as well as to transmit data back to the master, while the SCL pin is used to accept the clock signal from the master. To reduce the impact of input spikes and bus noise, the SCL and SDA pins each include Schmitt Triggers and inbuilt spike suppression filters. The Most Significant bit (MSb) is always transmitted first when sending commands or data. After eight bits (one byte) of information have been exchanged during bus communication, the receiving device must answer with an Acknowledge (ACK) or No-Acknowledge (NACK) response bit during such a ninth clock cycle (ack/nack clock cycle) produced by the master. As a result, nine clock cycles are needed to send one byte of data. There must be no gaps or interruptions throughout any data transfer operation since there are no spare clock cycles.
AT24C512C-SSHD Datasheet
AT25640B-SSHL-T
The Serial Electrically-Erasable Programmable Read-Only Memory (EEPROM) on the Atmel? AT25320B/640B has 32,768-/65,536-bits and is divided into 4,096/8,192 words with 8 bits each. The device is prepared for usage in a wide range of industrial and commercial settings where moderate and low-voltage functioning are critical requirements. The 8-lead JEDEC SOIC, 8-lead TSSOP, 8-lead UDFN, 8-lead XDFN, and 8-ball VFBGA packages for the AT25320B/640B are available in compact sizes. A 3-wire interface made up of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock is used to access and enable the AT25320B/640B. (SCK). No further erase cycle is necessary before Write since every programming cycle is fully self-timed. Programming one of the four blocks of write security into the status register activates block write protection. For added data security, separate instructions for programme enable and programme disable are given. The WP pin offers hardware data protection to guard against unintentional write attempts to the status register. Any serial communication can be halted using the HOLD pin without having to restart the serial sequence.
AT89C55WD-24PU – Microchip – 8 Bit MCU, 8051
A CMOS 8-bit microcontroller with 20K bytes of Flash programmable read-only memory and 256 bytes of RAM, the AT89C55WD is a low-power, high-performance device. The product is made using high-density flash storage technology from Atmel and has pinout and an instruction set that comply with industry standards 80C51 and 80C52. An ordinary nonvolatile memory programmer can user programme the programme memory thanks to the on-chip Flash. The Atmel AT89C55WD is a potent microcomputer that offers a very flexible and area of business to many embedded control applications by mixing a flexible 8-bit CPU with Flash on a monolithic chip.
The following features are included as standard with the AT89C55WD: A full-duplex serial port, an on-chip oscillator, clock circuitry, three 16-bit timer/counters, 32 I/O lines, 256 bytes of RAM, 20K bytes of Flash, and a six-vector, two-level interrupt architecture. The AT89C55WD also features two software-selectable power-saving modes and static logic allowing operating down to zero frequency. The CPU is turned off in idle mode, but the RAM, timers and counters, serial port, and interruption system are still operational. The oscillator is frozen in the Power-down Mode, which also disables all other chip operations until the next error detection or device reset. However, the RAM contents are saved.
HT9200A
The HT9200A/B tone generators are intended for use with C interfaces. aC can direct them to generate 16 dual tones and 8 single tones using the DTMF pin. The HT9200A has a serial mode, but the HT9200B has a selectable serial/parallel mode interface for a variety of applications such as surveillance systems, building automation, navigation system through telephone lines, communication systems, and so on.
M24128-DRDW8TP/K
Features? of M24128-DRD
- Support for all I2C bus modes? 1 MHz/ 400 kHz/ 100 kHz
- Memory bank- An EEPROM with 128 Kbits (16 Kbytes)
- Page Size in Bytes: 64
- In addition Make a locked page.
- Wider range of temperatures and voltages?40 to 105 degrees Celsius; 1.7 to 5.5 volts
- Schmitt trigger inputs are used to filter noise.
- Cycle time for short writes- Byte Write in 4 milliseconds- Page Write in 4 milliseconds
- Express cycling stamina. -4,000,000 Write Cycles at 25 ?C, - 1,2,000,000 Write cycles at 85 ?C & ? 900 k Cycles of writing at 105 ?C
- Data storage- at 105 ?C for more than 50 years., 200 yr at 55 ?C
- ESD Defense (Human Body Model)? 4000 V
- Packing is- Halogen-free and RoHS compliant
- SMD/SMT mounting style
- Case/Package: TSSOP-8
- Interface types: I2C and 2-Wire
- Size of Memory: 128 kbit
- Arrangement: 16 k x 8
- Minimum Supply Voltage: 1.7 V
- Maximum Supply Voltage: 5.5 V
- 40 C for the minimum operating temperature
- 105 C is the maximum operating temperature.
- 1 MHz is the maximum clock frequency.
- Time to Access: 450 ns
- Retention of Data: 200 Years
- Maximum Supply Current: 2 mA
- The M24128-DRD series
- mandatory requirement: AEC-Q100
- Packaging: Cut Tape and Reel
- Maximum Active Read Current: 2 mA
- STMicroelectronics is a brand.
- 2 mA is the operating supply current.
- Voltage Range for Operating Supply: 1.8 to 5.5 V
- Type of Product: EEPROM
M25P40-VMN6TPB
Features of M25P40-VMN6TPB?
- ?4 Mbit of Flash memory
- ?2.3 V to 3.6 V single supply voltage
- ?SPI bus compatible serial interface
- ?75 MHz clock rate (maximum)
- ?Page Program (up to 256 bytes) in 0.8 ms (typical)
- ?Sector Erase (512 Kbit) in 0.6 s (typical)
- ?Bulk Erase (4 Mbit) in 4.5 s (typical)
- ?Deep Power-down mode 1 ?A (typical)
- ?Hardware Write Protection: protected area size defined by three non-volatile bits (BP0, BP1 and BP2)
- ?Electronic signatures ? JEDEC standard two-byte signature (2013h) ? Unique ID code (UID) with 16 bytes read only, available upon customer request ? RES instruction, one-byte, signature (12h), for backward compatibility
- ?Packages ? RoHS compliant
- ?Automotive grade parts available
- Memory Size -
- Supply Voltage - Min: 2.3 V
- Supply Voltage - Max: 3.6 V
- Active Read Current - Max: 8 mA
- Interface Type: SPI
- Maximum Clock Frequency: 75 MHz
- Organisation: 512 k x 8
- Data Bus Width: 8 bit
- Timing Type: Synchronous
- Minimum Operating Temperature: - 40 C
- Maximum Operating Temperature: + 85 C
- Packaging: Reel / Cut Tape
- Memory Type: NOR
- Product Type: NOR Flash
- Speed: 75 MHz
Reviews
There are no reviews yet.