HT9200A
₹25.00
The HT9200A/B tone generators are intended for use with C interfaces. aC can direct them to generate 16 dual tones and 8 single tones using the DTMF pin. The HT9200A has a serial mode, but the HT9200B has a selectable serial/parallel mode interface for a variety of applications such as surveillance systems, building automation, navigation system through telephone lines, communication systems, and so on.
Reviews (0)
Shipping & Delivery
MAECENAS IACULIS
Vestibulum curae torquent diam diam commodo parturient penatibus nunc dui adipiscing convallis bulum parturient suspendisse parturient a.Parturient in parturient scelerisque nibh lectus quam a natoque adipiscing a vestibulum hendrerit et pharetra fames nunc natoque dui.
ADIPISCING CONVALLIS BULUM
- Vestibulum penatibus nunc dui adipiscing convallis bulum parturient suspendisse.
- Abitur parturient praesent lectus quam a natoque adipiscing a vestibulum hendre.
- Diam parturient dictumst parturient scelerisque nibh lectus.
Scelerisque adipiscing bibendum sem vestibulum et in a a a purus lectus faucibus lobortis tincidunt purus lectus nisl class eros.Condimentum a et ullamcorper dictumst mus et tristique elementum nam inceptos hac parturient scelerisque vestibulum amet elit ut volutpat.
Related products
25AA320-I/SN
The Microchip Technology Inc. 25AA320/25LC320/25C320 (25XX320*) serial Electrically Erasable PROMs are 32 Kbit. A basic Serial Peripheral Interface (SPI) compliant serial bus is used to access the memory. A clock input (SCK) is required, as well as separate data in (SI) and data out (SO) lines. A Chip Selection (CS) input controls access to the device. The hold pin allows you to suspend communication with the gadget (HOLD). Transitions on the device's inputs will be ignored while it is stopped, excluding Chip Select, enabling the host to service higher priority interrupts.
Features
? CMOS Low-Power Technology:
- Maximum write current: 3 mA
- Typical read current: 500 A
- Typical standby current: 500 nA
? 4096 x 8 Bit Storage
? 32 bytes each page
? Maximum Write Cycle Time: 5 ms
? Erase and write cycles that are self-timed
? Write Block Protection:
- Protect none, 1/4, 1/2, or the entire array.
? Integrated Write Protection:
- Data protection circuitry that is switched on and off
? Latch for write enable
- A write-protection pin
? Read in Sequence
? High dependability:
- Endurance: 1 million E/W cycles
- Data retention: more than 200 years
- ESD protection: more than 4000V
? PDIP, SOIC, and TSSOP packages with 8 pins
? TSSOP Package with 14 Leads
89E516RD2
The SST89E5xxRD2 and SST89V5xxRD2 are FlashFlex51 family 8-bit microcontroller devices designed and manufactured using SST's unique and proprietary Super Flash CMOS semiconductor manufacturing technology. SST's clients gain significantly from the split-gate device structure and thick-oxide tunnelling injector in terms of cost and reliability. The devices are pin-for-pin compatible with ordinary 8051 microcontroller devices and use the 8051 instruction set. The devices include 16/24/40/72 K Byte of on-chip flash EEPROM programme memory that is divided into two separate programme memory blocks. The primary Block 0 has 8/16/32/64K Bytes of internal programme memory space, whereas the secondary Block 1 has 8K Bytes of internal programme memory space.
The 8-KByte secondary block can be identified to the minimum address point in the 8/16/32/64 K Byte address space, as well as concealed from the programme counter and utilised as an independent EEPROM-like data store. In addition to the on-chip EEPROM programme memory of 16/24/40/72 K Bytes, the devices may address up to 64 K Bytes of external programme memory. In addition to 1024 x 8 bits of on-chip RAM, external RAM of up to 64 K Bytes may be addressed.
AT24C512C-SSHD
The AT24C512C functions as a slave device and communicates with a host controller, also known as the bus master, using a straightforward two-wire digital serial interface that is I2C-compatible. On a serial bus, the master initiates and manages all read and write operations to slave devices, and both the master and slave devices are capable of sending and receiving data. Just two signal lines?Serial Clock (SCL) and Serial Data?make up the serial interface (SDA). The bilateral SDA pin is used to receive command and detailed empirical from the master as well as to transmit data back to the master, while the SCL pin is used to accept the clock signal from the master. To reduce the impact of input spikes and bus noise, the SCL and SDA pins each include Schmitt Triggers and inbuilt spike suppression filters. The Most Significant bit (MSb) is always transmitted first when sending commands or data. After eight bits (one byte) of information have been exchanged during bus communication, the receiving device must answer with an Acknowledge (ACK) or No-Acknowledge (NACK) response bit during such a ninth clock cycle (ack/nack clock cycle) produced by the master. As a result, nine clock cycles are needed to send one byte of data. There must be no gaps or interruptions throughout any data transfer operation since there are no spare clock cycles.
AT24C512C-SSHD Datasheet
AT24CO2
The 1024/2048/4096/8192/16384 bits of serial electrically erasable and programmable read-only memory (EEPROM) provided by the AT24C01A/02/04/08A/16A are structured as 128/256/512/1024/2048 words of 8 bits each. The gadget is designed with a variety of industrial and business applications in mind, where low-power and low-voltage functioning are crucial. The AT24C01A/02/04/08A/16A is accessible through a Two-wire serial interface and is offered in compact 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead MAP, 5-lead SOT23 (AT24C01A/AT24C02/AT24C04), 8-lead TSSOP, and 8-ball dBGA2 packages. There are other variants of the complete series in 2.7V (2.7V to 5.5V) and 1.8V (1.8V to 5.5V) voltage ranges.
Features
Low and Standard Voltage Operation: 2.7 (VCC = 2.7 to 5.5 V) and 1.8 (VCC = 1.8 to 5.5 V)
?128 x 8, 256 x 8, 512 x 8, 1024 x 8, or 2048 x 8 internal organisation (16K)
Bidirectional Data Transfer Protocol, Schmidt Trigger, Filtered Inputs for Noise Suppression, Two-wire Serial Interface, and Compatibility at 100 kHz (1.8V) and 400 kHz (2.7V, 5V)
8-byte page (1K, 2K), 16-byte page, Write Protect Pin for Hardware Data Protection (4K, 8K, 16K) Writing Styles
?High-reliability? Endurance: 1 Million Write Cycles? Data Retention: 100 Years ?Partial Page Writes Allowed ?Self-timed Write Cycle (5 ms max)
?Automotive Grade and Lead-free/Halogen-free Devices Available
?5-lead SOT23,8-lead TSSOP,8-lead PDIP,8-lead JEDEC SOIC,8-lead MAP, and 8-ball dBGA2 Packages
?Die Sales: Bumped Wafers, Waffle Packs, and Wafer Forms
AT25640B-SSHL-T
The Serial Electrically-Erasable Programmable Read-Only Memory (EEPROM) on the Atmel? AT25320B/640B has 32,768-/65,536-bits and is divided into 4,096/8,192 words with 8 bits each. The device is prepared for usage in a wide range of industrial and commercial settings where moderate and low-voltage functioning are critical requirements. The 8-lead JEDEC SOIC, 8-lead TSSOP, 8-lead UDFN, 8-lead XDFN, and 8-ball VFBGA packages for the AT25320B/640B are available in compact sizes. A 3-wire interface made up of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock is used to access and enable the AT25320B/640B. (SCK). No further erase cycle is necessary before Write since every programming cycle is fully self-timed. Programming one of the four blocks of write security into the status register activates block write protection. For added data security, separate instructions for programme enable and programme disable are given. The WP pin offers hardware data protection to guard against unintentional write attempts to the status register. Any serial communication can be halted using the HOLD pin without having to restart the serial sequence.
M25P40-VMN6TPB
Features of M25P40-VMN6TPB?
- ?4 Mbit of Flash memory
- ?2.3 V to 3.6 V single supply voltage
- ?SPI bus compatible serial interface
- ?75 MHz clock rate (maximum)
- ?Page Program (up to 256 bytes) in 0.8 ms (typical)
- ?Sector Erase (512 Kbit) in 0.6 s (typical)
- ?Bulk Erase (4 Mbit) in 4.5 s (typical)
- ?Deep Power-down mode 1 ?A (typical)
- ?Hardware Write Protection: protected area size defined by three non-volatile bits (BP0, BP1 and BP2)
- ?Electronic signatures ? JEDEC standard two-byte signature (2013h) ? Unique ID code (UID) with 16 bytes read only, available upon customer request ? RES instruction, one-byte, signature (12h), for backward compatibility
- ?Packages ? RoHS compliant
- ?Automotive grade parts available
- Memory Size -
- Supply Voltage - Min: 2.3 V
- Supply Voltage - Max: 3.6 V
- Active Read Current - Max: 8 mA
- Interface Type: SPI
- Maximum Clock Frequency: 75 MHz
- Organisation: 512 k x 8
- Data Bus Width: 8 bit
- Timing Type: Synchronous
- Minimum Operating Temperature: - 40 C
- Maximum Operating Temperature: + 85 C
- Packaging: Reel / Cut Tape
- Memory Type: NOR
- Product Type: NOR Flash
- Speed: 75 MHz
W25Q16JV-SSIQ
Features of W25Q16JVSSIQ
- SpiFlash Memories' New Family - 16M-bit/ 2M-byte W25Q16JV - Common SPI: CLK, /CS, DI, and DO - CLK, /CS, IO0, IO1 and Dual SPI - CLK, /CS, IO0, IO1, IO2, IO3 for Quad SPI. - Hardware and Software Reset
- Best Serial Flash Performance - Single, Dual, and Quad SPI clocks at 133 MHz - Dual/Quad SPI equal to 266/532MHz - Continuous data transfer rate of 66 MB/S - No fewer than 100K Program-Erase cycles per sector - Retention of data for more than 20 years
- A productive "Continuous Read" - Constant Read with 8/16/32/64-Byte Wrap - Address memory with as few as 8 clocks - Facilitates real XIP (execute in place) operation - Performs better than X16 Parallel Flash
- Wide temperature range, low power - Single 2.7 to 3.6 volt supply - Operating range: -40 to +85 ?C. - Operating temperature range: -40 to +105 ?C. - Power-down, 1A.
- 4KB sectors and flexible architecture - 4K/32K/64K-Byte Uniform Sector/Block Erase - Programmable pages can hold up to 256 bytes. - Delete/Suspend/Resume Program
- Features of Advanced Security - Write-Protect in Software and Hardware - Lock-Down Power Supply and - Extraordinary OTP security - Protection for the top/bottom and complement arrays - Protection for individual blocks and sectors - Each device has a 64-Bit unique ID. - Register for Discoverable Parameters (SFDP) - OTP locks on 3X256-Byte Security Registers - Bits in the Volatile & Non-Volatile Status Register
- Effective Packaging for Space - 8-pin SOIC 150/208 mils - USON 8-pad 2X3mm/4X3mm - XSON 8-pad 4x4-mm - WSON 8-pad 6x5-mm ? 8-ball WLCSP - For KGD and additional alternatives, contact Winbond
Reviews
There are no reviews yet.