NE556 IC – Dual Timer IC
₹27.00
NE556 IC devices provide two independent timing circuits of the NE555 ?type in each package. These circuits can be operated in the a stable or the monostable mode with external resistor-capacitor (RC) timing control. The basic timing provided by the RC time constant can be controlled actively by modulating the bias of the control-voltage input. The threshold (THRES) and trigger (TRIG) levels normally are two-thirds and one-third, respectively, of VCC. These levels can be altered by using the control voltage (CONT) terminal. When the trigger input falls below trigger level, the flip-flop is set and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset, and the output is low. The reset (RESET) input can override all other inputs and can be used to initiate a new timing cycle. When RESET goes low, the flip-flop is reset and the output goes low. When the output is low, a low-impedance path is provided between the discharge (DISCH) terminal and ground (GND).
1000 in stock (can be backordered)
Description
Features of NE556 IC ? Dual Timer IC
- Two Precision Timing Circuits Per Package
- Astable or Monostable Operation
- TTL-Compatible Output Can Sink or Source up to 150 mA
- Active Pull up or Pull down
- Designed to Be Interchangeable With Signetics NE556
Specification of NE556 IC – Dual timer IC
| Symbol | Parameter | Min | Max | Unit |
| VCC | Supply voltage | 4.5 | 16 | V |
| VI | Input voltage | vcc | V | |
| IO | Output current | ?200 | mA | |
| TA | Operating free-air temperature | 0 | 70 | ?C |
Reviews (0)
Shipping & Delivery
MAECENAS IACULIS
Vestibulum curae torquent diam diam commodo parturient penatibus nunc dui adipiscing convallis bulum parturient suspendisse parturient a.Parturient in parturient scelerisque nibh lectus quam a natoque adipiscing a vestibulum hendrerit et pharetra fames nunc natoque dui.
ADIPISCING CONVALLIS BULUM
- Vestibulum penatibus nunc dui adipiscing convallis bulum parturient suspendisse.
- Abitur parturient praesent lectus quam a natoque adipiscing a vestibulum hendre.
- Diam parturient dictumst parturient scelerisque nibh lectus.
Scelerisque adipiscing bibendum sem vestibulum et in a a a purus lectus faucibus lobortis tincidunt purus lectus nisl class eros.Condimentum a et ullamcorper dictumst mus et tristique elementum nam inceptos hac parturient scelerisque vestibulum amet elit ut volutpat.
Related products
DS1225AB-70+
The DS1225AB and DS1225AD are 65,536-bit nonvolatile SRAMs that are structured as 8192 words by 8 bits. Each NV SRAM contains its own lithium energy source as well as control circuitry that constantly monitors VCC for out-of-tolerance conditions. When this occurs, the lithium energy source is automatically activated, and write protection is enabled unconditionally to avoid data corruption. The NV SRAMs can be used in place of existing 8k ? 8 SRAMs that are directly compatible with the common bytewide 28-pin DIP standard. The devices also have the same pinout as the 2764 EPROM and 2864 EEPROM, allowing for straightforward replacement while improving performance. The number of write cycles that can be performed is not limited, and no additional support circuitry is required for microprocessor connection.
DS1225AD-170+
The DS1225AB and DS1225AD are 65,536-bit nonvolatile SRAMs that are structured as 8192 words by 8 bits. Each NV SRAM contains its own lithium energy source as well as control circuitry that constantly monitors VCC for out-of-tolerance conditions. When this occurs, the lithium energy source is automatically activated, and write protection is enabled permanently to avoid data corruption. The NV SRAMs can be used in place of conventional 8k ? 8 SRAMs that are directly compatible with the common byte wide 28-pin DIP standard. The devices also have the same pinout as the 2764 EPROM and 2864 EEPROM, allowing for direct replacement while improving performance. The amount of write cycles that can be performed is not limited, and no extra assistance circuitry is required for microprocessor connection.
DS1225AD-200+
The DS1225AB and DS1225AD are 65,536-bit nonvolatile SRAMs that are structured as 8192 words by 8 bits. Each NV SRAM contains its own lithium energy source as well as control circuitry that constantly monitors VCC for out-of-tolerance conditions. When this occurs, the lithium energy source is automatically activated, and write protection is enabled permanently to avoid data corruption. The NV SRAMs can be used in place of conventional 8k ? 8 SRAMs that are directly compatible with the common byte wide 28-pin DIP standard. The devices also have the same pinout as the 2764 EPROM and 2864 EEPROM, allowing for direct replacement while improving performance. The amount of write cycles that can be performed is not limited, and no extra assistance circuitry is required for microprocessor connection.
DS1230Y-100+
The DS1230 256k Nonvolatile SRAMs have a capacity of 262,144 bits and are structured as 32,768 words by 8 bits. Each NV SRAM contains a self-contained lithium energy source and control circuitry that constantly monitors VCC for out-of-tolerance conditions. When such a circumstance happens, the lithium energy source is automatically activated, and write protection is engaged unconditionally to prevent data corruption. DIP-package DS1230 devices can be utilized in place of current 32k ? 8 static RAMs that directly comply to the common byte wide 28-pin DIP standard. The DIP devices also match the pinout of 28256 EEPROMs, allowing for direct substitution while improving performance. The Low Profile Module package of DS1230 devices is specifically suited for surface-mount applications. The amount of write cycles that can be performed is not limited, and no extra assistance circuitry is required for microprocessor connection.
DS1230Y-120+
The DS1230 256k Nonvolatile SRAMs have a capacity of 262,144 bits and are structured as 32,768 words by 8 bits. Each NV SRAM contains its own lithium energy source as well as control circuitry that constantly monitors VCC for out-of-tolerance conditions. When this occurs, the lithium energy source is automatically activated, and write protection is enabled unconditionally to avoid data corruption. The DS1230 DIP-package devices can be utilized in place of current 32k ? 8 static RAMs that directly comply to the common byte wide 28-pin DIP standard. The pinout of the DIP devices matches that of the 28256 EEPROMs, allowing for straightforward substitution while improving performance. The Low Profile Module package of DS1230 devices is specifically suited for surface-mount applications. The number of write cycles that can be performed is not limited, and no extra assistance circuitry is required for microprocessor connection.
DS1230Y-150+
The DS1230 256k Nonvolatile SRAMs have a capacity of 262,144 bits and are structured as 32,768 words by 8 bits. Each NV SRAM contains its own lithium energy source as well as control circuitry that constantly monitors VCC for out-of-tolerance conditions. When this occurs, the lithium energy source is automatically activated, and write protection is enabled unconditionally to avoid data corruption. The DS1230 DIP-package devices can be utilised in place of current 32k ? 8 static RAMs that directly comply to the common byte wide 28-pin DIP standard. The pinout of the DIP devices matches that of the 28256 EEPROMs, allowing for straightforward substitution while improving performance. The Low Profile Module package of DS1230 devices is specifically suited for surface-mount applications. There is no limit to the number of write cycles that can be performed.
DS12C887 IC – Real Time Clock (RTC) IC
RTC DS 12C887 is widely used to provide exact time and date in many applications such as x86 IBM PC. This RTC provides time components hour, minute and second in addition to the date/calendar components of year, month and day. This chip uses an internal lithium battery, which keeps the time and date updated even when the power is off. The DS12C887 works on CMOS technology to keep the power consumption low. It has a total of 128 bytes of non volatile RAM. It uses 14 bytes of RAM for storing the values of clock/calendar and control registers. The rest 114 bytes of RAM are for general purpose data storage.
The internal registers are accessible only when the RTC is powered by an external power source. When the external power is turned off, the RTC clock keeps running from the internal lithium battery source but the internal registers of the RTC cannot be accessed. RTC 12C887 becomes active when a voltage greater than 4.25V is applied and the internal registers can be accessed after 200 msec.
MAX232 Dual Driver/Receiver IC DIP-16 Package
MAX232E is from the family of RS-232 and V.28 transceivers with high ?15kV ESD HBM protection and integrated charge pump circuitry for single 5V supply operation. The various combinations of features are outlined in the Selector Guide.
Part No: MAX232E
MAX232E Datasheet
Reviews
There are no reviews yet.