SN74LS126AN
₹66.00
n
These bus buffers feature three-state outputs
that, when enabled, have the low impedance
characteristics of a TTL output with additional
drive capability at high logic levels to permit
driving heavily loaded bus lines without external
pullup resistors. When disabled, both output
transistors are turned off, presenting a
high-impedance state to the bus so the output will
act neither as a significant load nor as a driver. The
?125 and ?LS125A devices? outputs are disabled
when G is high. The ?126 and ?LS126A devices?
outputs are disabled when G is l
253 in stock (can be backordered)
![](https://www.chipmart.in/wp-content/uploads/2021/07/wd-ship-1.jpg)
![](https://www.chipmart.in/wp-content/uploads/2021/07/wd-ship-2.jpg)
MAECENAS IACULIS
Vestibulum curae torquent diam diam commodo parturient penatibus nunc dui adipiscing convallis bulum parturient suspendisse parturient a.Parturient in parturient scelerisque nibh lectus quam a natoque adipiscing a vestibulum hendrerit et pharetra fames nunc natoque dui.
ADIPISCING CONVALLIS BULUM
- Vestibulum penatibus nunc dui adipiscing convallis bulum parturient suspendisse.
- Abitur parturient praesent lectus quam a natoque adipiscing a vestibulum hendre.
- Diam parturient dictumst parturient scelerisque nibh lectus.
Scelerisque adipiscing bibendum sem vestibulum et in a a a purus lectus faucibus lobortis tincidunt purus lectus nisl class eros.Condimentum a et ullamcorper dictumst mus et tristique elementum nam inceptos hac parturient scelerisqueĀ vestibulum amet elit ut volutpat.
Reviews
There are no reviews yet.